



JUNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS! P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/010,569	11/13/2001	Brian C. Barnes	2000.056600/TT4086	4325
23720	7590 05/28/2004		EXAMINER	
WILLIAMS, MORGAN & AMERSON, P.C. 10333 RICHMOND, SUITE 1100			INOA, MIDYS	
	TX 77042		ART UNIT PAPER NUMBE	
			2188	3
			DATE MAILED: 05/28/2004	1

Please find below and/or attached an Office communication concerning this application or proceeding.

••						
		Application No.	Applicant(s)			
		10/010,569	BARNES ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Midys Inoa	2188			
Period fo	The MAILING DATE of this communication ap or Reply	ppears on the cover sheet with the	correspondence address			
A SH THE - Exter after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLICATION. MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute to reply within the set or extended period for reply will, by statute that the provided by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	. 136(a). In no event, however, may a reply be tile by within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE	mely filed ys will be considered timely. the mailing date of this communication. ED (35 U.S.C. § 133).			
Status						
1) 🏻	Responsive to communication(s) filed on 16 l	March 2004				
	This action is FINAL . 2b) This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-37 is/are pending in the application 4a) Of the above claim(s) is/are withdrawith Claim(s) is/are allowed. Claim(s) 1-37 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/	awn from consideration.				
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examin The drawing(s) filed on <u>13 December 2001</u> is/Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examination.	/are: a)⊠ accepted or b)⊡ object e drawing(s) be held in abeyance. Se ction is required if the drawing(s) is ob	e 37 CFR 1.85(a). Djected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea	nts have been received. nts have been received in Applicat ority documents have been receiv au (PCT Rule 17.2(a)).	ion No ed in this National Stage			
Attachmen	• •	»□	(DTO 442)			
2) Notice 3) Information	e of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:				

Art Unit: 2188

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claim1-9, 11-19, 21, 23-25, 27-34 and 36-37 are rejected under 35 U.S.C. 102(b) as being anticipated by Maruyama (6,052,763).

Regarding Claims 1, 8, 11-13, 23, 32 and 36, Maruyama teaches a Processing Unit 340 ("execution unit") coupled to the memory unit 10 through the use of bus 15 and a memory controller 20 ("memory management unit") coupled to the DRAM memory 19. Maruyama also discloses a system bus interface unit 16, a comparator 23 and a register unit 21 ("security check unit") in which the register 21 receives an access address ("physical address"), which refers to an access point within DRAM memory 19, and thus must reside within a memory page in DRAM memory 19 (Figure 4). Using the access address, the system bus interface unit determines an identification of the bus mater (master ID) and sends it to comparator 23 through register 22 ("use the physical address to ...obtain a security attribute of the selected memory page", Column 5, lines 19-40). Using a bus master ID table ("security attribute data structure") as an identifier, the comparator 23 compares information from the master ID table (comparator and master ID table cooperate to determine if a processor is a requester with privileges, Column 6, lines 29-32) to the processor's master ID ("security attribute"), supplied by the bus interface unit through register 22, to determine if the requesting processor is a bus master with privileges

Art Unit: 2188

for performing a transaction. If the processor's master ID does not match, the comparator outputs a signal indicating an error ("fault signal"); if there is a match, ad different signal is outputted (Column 6, lines 11-40, Column 5, lines 20-40). In this case, the processor master ID represents a security attribute since the system uses it to ensure that the processor trying to access the memory is permitted to do so. Although comparator 23 does not directly compare values from the master ID table with the processor's master ID, it does compare the information temporarily stored in register 22 with the processor's master ID. Since the information stored in register 22 comes from the master ID table, the comparator 23 indirectly compares information from the master ID table with the processor's master ID.

Regarding Claims 2, 14, 21, 24 and 29, Maruyama teaches a master ID data structure 24 comprising a master ID table ("table directory") and a lookup table ("security attribute table", Column 6, lines 48-54).

Regarding Claims 3-6, 15-18, 27-28, 30-31, and 37, Maruyama teaches using a master ID table ("accessing one security attribute data structure") to extract a master ID ("obtain additional security attribute", "SCID") and compare it to the master ID of the accessing processor. The master IDs in question are indicators of the security level of the accessing processor since they determine if the processor is authorized to perform any transactions in the memory system (Column 6, lines 30-55, Figure 4).

Regarding Claim 7, Maruyama teaches a comparator ("security check logic") obtaining a master ID ("security attribute") for the accessing processor from a master ID table ("security attribute structure") in order to compare the processor's master ID with the stored master ID (see Figure 4, Column 6 lines 29-40).

Page 4

Art Unit: 2188

Regarding Claims 9, 19, 25 and 33, Maruyama teaches producing an output signal dependent on the comparison of the master ID from the master ID table and the master ID from the requesting processor. The result of such comparison determines what the privileges of the processor are and whether it is authorized to perform any transactions in the memory system ("security attributes").

Regarding Claim 34, Maruyama teaches a using an access address to obtain the master ID ("security attribute") for an accessing processor wherein a master ID data structure 24 comprises a master ID table ("table directory") and a lookup table ("security attribute table", Column 6, lines 48-54).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim10, 20, 22, 26, and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maruyama (6,052,763) in vie of applicant's admitted prior art.

Regarding Claims 10, 22, 26, and 35, Maruyama teaches the memory management system of claims 1, 13, and 23. Maruyama does not teach security attributes comprising a user/supervisor (U/S) bit and a read/write (R/W) bit. Applicant's admitted prior art discloses the memory protection features of an user/supervisor (U/S) bit and a read/write (R/W) bit where U/S=0 indicates that the memory page is an operating system page, U/S=1 indicates that the

Art Unit: 2188

memory page is an user memory page, R/W=0 indicates that only read accesses are allowed, and R/W=1 indicates that both read and write accesses are allowed to the memory page (Page 4, lines 4-18). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the protection features disclosed in applicant's admitted prior art to the memory management system of Maruyama since these features would add further security to the system by allowing the further access controls such as user or supervisor assigned memory areas and memory areas assigned as read-only or read-write areas.

Regarding Claim 20, Maruyama teaches the memory management system of claim 13. Maruyama does not teach a physical address within a selected memory page including a base Applicant's admitted prior art teaches a lower portion of an address address and an offset. ("offset") being used as an index of the memory page and a page frame base address being used to select the corresponding memory page. When the offset and the base address are combined. they form a physical address (Page 3, lines 21-25). It would have been obvious to one of ordinary skill in the art at the time the invention was made to give the system the ability to produce a physical address from the input of a linear address since such ability would allow the system in the case where linear addresses are being inputted.

Response to Arguments

5. Applicant's arguments filed March 16th, 2004 have been fully considered but they are not persuasive.

Applicant argues that comparator 23 of Maruyama (6,052,763) compares the temporarily stored bus master ID with the ID of the requesting device and does not compare the values from the master ID table to the bus master ID of the requesting device. Although comparator 23

Art Unit: 2188

does not directly compare values from the master ID table with the processor's master ID, it does compare the information temporarily stored in register 22 with the processor's master ID. Since the information stored in register 22 comes from the master ID table, the comparator 23 indirectly compares information from the master ID table with the processor's master ID.

Conclusion

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2188

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Midys Inoa Examiner

Art Unit 2188

Com Para Startor

 \mathbf{MI}

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER